

## Synchronization in cache-coherent architectures

Performance enhancement by reducing bus traffic

Lagani • Micera • Miliani

## **Outline**

- Introduction
- Snooping-based protocols
- Synchronization
	- Lock acquisition problem
	- Atomic instructions
	- Test-and-set: lock contention problem
	- QL and QOLB

## Introduction

## Introduction



## Write-through cache



## Bottleneck



## Write-back cache



## Write-back cache



## Write-back cache



## Incoherence



# Snooping based protocols

## Snooping based protocols

- Cache controllers (snoopers) snoop bus transactions to maintain coherency.
- Two possible behaviours when a cache block is modified:
	- Write-**update**
	- Write-**invalidate**



- Writing processor's snooper propagates the updated cache block
- Other snoopers snoop the new cache block and update their own cache block copy



- Writing processor's snooper propagates the updated cache block
- Other snoopers snoop the new cache block and update their own cache block copy



- Writing processor's snooper propagates the updated cache block
- Other snoopers snoop the new cache block and update their own cache block copy



- Writing processor's snooper propagates the updated cache block
- Other snoopers snoop the new cache block and update their own cache block copy



- Writing processor's snooper propagates the updated cache block
- Other snoopers snoop the new cache block and update their own cache block copy



- Writing processor issues an invalidation signal just for the first write
- All other snoopers invalidate their own cache block copy



- Writing processor issues an invalidation signal just for the first write
- All other snoopers invalidate their own cache block copy



- Writing processor issues an invalidation signal just for the first write
- All other snoopers invalidate their own cache block copy



- Writing processor issues an invalidation signal just for the first write
- All other snoopers invalidate their own cache block copy



- Writing processor issues an invalidation signal just for the first write
- All other snoopers invalidate their own cache block copy



## Update vs invalidate: bus transactions

How many transactions do these protocols require?



#### ● **Write-run**:

- Set of consecutive writes from the **same** processor which ends with a read or write from **another** processor
- Let  $W$ <sub>r</sub> be the average number of writes in it
- Let also *n* be the average number of operations made by other processors on the same cache block after each write-run

## Update vs invalidate: cost evaluation



- C<sub>u</sub>: updating message cost ● C<sub>i</sub>: invalidation message cost
- Average write-invalidate cost per time window

$$
\circ \quad C_{\text{Invalidate}} = C_{i} + n \cdot C_{u}
$$

Average write-update cost per time window

$$
\circ \quad C_{\text{Update}} = W_r \cdot C_u
$$

### Update vs invalidate: cost evaluation

Write-invalidate outperforms write-update when:



● The best protocol to use depends on **W r** and **n**

## Update vs invalidate: which is better

## Write-invalidate

- Better to use when the write-run is long
- Misses will have to be served synchronously, hence they cannot be delayed

### Write-update

- Better to use when there's high contention between processors
- **Block updates are** asynchronous and can be delayed

### Invalidate vs. update evaluation: traffic



**Fatahalian, K. (2017). Snooping Cache Coherence: Part II - CMU 15-418: Parallel Computer Architecture and Programming. Available at http://15418.courses.cs.cmu.edu/spring2017/lecture/cachecoherence1/slide\_041**

Lagani • Micera • Miliani

## Typical commercial solutions

- Most of the commercial multiprocessors use:
	- **Write-Back** caches
		- to reduce bus traffic
		- they allow more processors on a single bus
	- **Write-Invalidate** protocol
		- to preserve bus bandwidth
- Typical write-back/write-invalidate protocols:
	- MOESI
	- MESIF

## MOESI in AMD and ARM

Current AMD and ARM cache coherence implementations use MOESI protocol

#### $7.3$ **Memory Coherency and Protocol**

Implementations that support caching support a cache-coherency protocol for maintaining coherency between main memory and the caches. The cache-coherency protocol is also used to maintain coherency between all processors in a multiprocessor system. The cache-coherency protocol supported by the AMD64 architecture is the *MOESI* (modified, owned, exclusive, shared, invalid) protocol. The states of the MOESI protocol are:

<http://support.amd.com/TechDocs/24593.pdf>

#### 6.5.1 Data cache coherency

The Cortex-A73 processor uses the **MOESI** protocol to maintain data coherency between multiple cores.

MOESI describes the state that a shareable line in a L1 data cache can be in:

[http://infocenter.arm.com/help/topic/com.arm.doc.100048\\_0002\\_05\\_en/cortex\\_a73\\_trm\\_100048\\_0002\\_05\\_en.pdf](http://infocenter.arm.com/help/topic/com.arm.doc.100048_0002_05_en/cortex_a73_trm_100048_0002_05_en.pdf)

## MESIF in Intel

- Another cache coherency protocol developed by Intel
- Uses state F instead of state O

With the introduction of the Intel® QuickPath Interconnect protocol the 4 MESI states are supplemented with a fifth, Forward  $(F)$  state, for lines forwarded from on socket to another.

https://software.intel.com/sites/products/collateral/hpc/vtune/performance\_analysis\_quide.pdf

## Synchronization

## Multiprocessor synchronization

- Concurrent processes may want to
	- access shared data (or acquire a physical resource) concurrently
	- coordinate their progress relative to each other
- This implies that concurrent processes must be synchronized
	- Cooperation among processors (e.g. Producer–Consumer relationship)



Final result is  $A + 1$  instead of  $A + 3$ .

## Lock acquisition problem

- Synchronization quite often implies the acquisition and release of **locks**
- These primitives are used by sync libraries which allow developers to write something like:

```
while(!acquire(lock)) { waiting algorithm }
```
Computation on shared data

release(lock)

- Waiting algorithms:
	- 1. Busy waiting
	- 2. Blocking
- Acquisition process must be **atomic**

## Test-and-set

- Test-and-set is an atomic operation that atomically reads the value of a memory location and writes 1 in it
- In early implementations, the operation was performed by blocking the bus for all the duration of the instruction, but there is a more efficient solution based on cache coherence:
	- Reads the lock value
	- Sets it to 1 anyway
		- If, in the meantime, the copy was invalidated  $\rightarrow$  another processor got the lock  $\rightarrow$  returns 1
		- Returns the lock initial value otherwise



## Other implementations

- Other test-and-set generalizations
	- *○ Exchange-and-swap*
	- *○ Compare-and-swap*
- **Fetch-and-Θ** operation is a generic name for:
	- Fetch-and-increment
	- Fetch-and-add
	- $\circ$   $\qquad \qquad \circ$
- Its use it's way more simpler than the test-and-set
	- fetch-and-increment  $\bigcap$  $\Delta$
	- fetch-and-add A, R1  $\bigcirc$
	- $\circ$   $\qquad \qquad \circ$

## Test-and-set: lock contention problem

- **● Lock contention in spinning locks implementation**
- The first processor that wants to acquire a lock succeeds and caches the lock in a line in the modify (M) state
- The first processor that requests the lock subsequently will get a copy of the lock and test it (unsuccessfully)
	- A write operation is always performed due to the test-and-set implementation: it will then invalidate the holder cache block copy
	- $\circ$  The processor keeps its cached copy in the M state
- The last processor that requests the block will have the unique copy of it in the M state.
- All requesters are repeatedly trying to read and modify the lock, which is in the M state in another cache.

## Test-and-set: lock contention problem

- **● Lock contention in spinning locks implementation**
- The first processor that wants to acquire a lock succeeds and caches the lock in a line in the modify (M) state
- The first processor that requests the lock subsequently will get a copy of the lock and test it (unsuccessfully)
	- A write operation is always performed due to the test-and-set implementation: it will then invalidate the holder cache block copy
	- $\circ$  The processor keeps its cached copy in the M state
- The last processor that requests the block will have the unique copy of it in the M state.
- All requesters are repeatedly trying to read and modify the lock, which is in the M state in another cache.

#### **Problem: heavy bus utilization**

## Test-and-set lock performance



**Fatahalian, K. (2017). Snooping Cache Coherence: Part II - CMU 15-418: Parallel Computer Architecture and Programming. Available at http://15418.courses.cs.cmu.edu/spring2017/lecture/synchronization/slide\_023**

Lagani • Micera • Miliani

- Let *n* be the number of processors
- Contention can be reduced by having requesting processors enter a *n* bits long FIFO queue
	- Each bit represents the lock state for each processor each lock bit must be in a different cache line, otherwise the lock contention problem appears again
	- $\circ$  Initially the first element contains a "free lock" flag, so the first processor can acquire the lock



- A processor requesting the lock will perform:  $my$  index = fetch-and-increment(tail)
- After this function call:
	- $\circ$  my index is  $0$
	- $\circ$  tail is 1



- The processor reads  $flag[my_index]$  and caches it
	- $\circ$  its value is 0, so the processor can enter the critical section
	- otherwise it would have continued spinning



The processor, once it entered the critical section, sets his lock state to 1 to make it busy for the next round



At the end of its critical section, the processor releases the lock to the next processor, by setting  $flag[$  (my\_index + 1) % n] to 0



- The write operation will invalidate the line containing the lock in the cache of the processor corresponding to myindex + 1.
	- $\circ$  This will generate a read miss for the latter, and upon reading of its flag, its test will be successful.



## Software implementation of QL

- $flag[0] := 0; // Initially, 1st processor can have the lock$ init: for(i:=  $\theta$ ; i < n; i++) // All other processors will see a busy lock  $flag[i] := 1;$ tail  $:= 0$ :
- $myindex := fetch-and-increment(tail);$  // Increment is modulo n  $accq:$  $while (flag[myindex] == 1); // Spins while the lock is held elsewhere$

// The processors gots the lock and makes it busy for the next round  $flag[myindex] := 1;$ 

 $rel:$ // Releases the lock and passes it on the next processor  $flag[$ (myindex + 1) % n] := 0;

## Queuing Locks: pros & cons

- Advantages:
	- Reduced bus traffic
- Drawbacks:
	- Relying on fetch-and-increment
	- Each lock must be in a different cache line (distributed lock), or contention will occur while performing fetch-and-increment.
		- No shared data coallocation

## Second solution: QOLB

- Completely in hardware (Queue On Locked Bit)
- Hardware queue of waiting processors' IDs
- **Only one lock variable** 
	- $\circ$  Enqueue operation allocates a shadow copy of the line containing the lock in the processor's cache
	- $\circ$  Spinning is performed in cache if the lock bit is set to busy
	- When the processor holding the lock releases it, it performs a *dequeue operation* that directly **sends the freed lock and the data in the same line to the next waiting processor**
- Pro: QOLB outperforms other schemes
- Cons: Significant complexity cost
	- Further complications in coherence protocols
	- **○ Direct transfer from one cache to another is required**

## References

- Jean-Loup Baer, Microprocessor Architecture: from Simple Pipelines to Chip **Multiprocessor**
- Hennessy & Patterson, Computer Architecture, 5th edition
- [http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.subset.cortexa.c](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.subset.cortexa.cortexa73/index.html) [ortexa73/index.html](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.subset.cortexa.cortexa73/index.html)
- <http://www.anandtech.com/show/10347/arm-cortex-a73-artemis-unveiled/2>
- [http://ark.intel.com/products/series/53672/Intel-Xeon-Processor-E7-8800-Prod](http://ark.intel.com/products/series/53672/Intel-Xeon-Processor-E7-8800-Product-Family) [uct-Family](http://ark.intel.com/products/series/53672/Intel-Xeon-Processor-E7-8800-Product-Family)
- [https://en.wikipedia.org/wiki/MOESI\\_protocol](https://en.wikipedia.org/wiki/MOESI_protocol)
- [https://en.wikipedia.org/wiki/MESIF\\_protocol](https://en.wikipedia.org/wiki/MESIF_protocol)
- <http://www.realworldtech.com/common-system-interface/5/>
- http://15418.courses.cs.cmu.edu/spring2017content/lectures/16 synchronizati [on/16\\_synchronization\\_slides.pdf](http://15418.courses.cs.cmu.edu/spring2017content/lectures/16_synchronization/16_synchronization_slides.pdf)
- https://it.wikipedia.org/wiki/Memoria cache#Protocolli di Coerenza
- <http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1676921>

## Any questions?

# Thank you for your attention